digital logic - In a JK Binary Counter from 0 to 9, why is the NAND gate connected to the second and fourth J-K flip flop and not the first and fourth? -
Lessons In Electric Circuits -- Volume IV (Digital) - Chapter 11
Digital Electronics Laboratory
Design steps of 4-bit asynchronous up counter using J-K flip-flop